ASIC Design Engineer

Mixel - Sheraton, Cairo

72
Applicants for
2 open positions
68
Seen
12
Shortlisted
Experience Needed:
0 to 4 years
Career Level:
Entry Level
Job Type:
Full Time
Salary:
Confidential
Education Level:
Bachelor's Degree at least
Languages:
English
Vacancies:
2 open positions
Travel Frequency:
Minimal travel
About the Job
  • Develop a thorough understanding of system-level design specifications.
  • RTL Coding/Synthesis of the digital part of Mixed Signal IPs.
  • Develop behavioral models for the analog parts of Mixed Signal IPs.
  • Develop advanced verification environment and test-bench components.
  • Working with the mixed signal team on the co-simulation and verification of the IPs.
  • Hardware verification of the digital module using cutting edge FPGA kits.
Job Requirements
  • B.Sc. in Electronics Engineering.
  • 0-4 Years of experience in VLSI Digital Design/Verification.
  • Strong knowledge of Verilog RTL design/simulation.
  • Knowledge of ASIC/FPGA design flows including RTL Synthesis, Place and Route, and Timing Sign-off.
  • Familiarity with System Verilog, RTL/gate verification techniques is a plus.
  • Oral and written fluency in English.
  • Knowledge of Unix/Linux operating system is a plus.
  • Knowledge of shell scripting/programming languages is a plus.
About this Company

Mixel, Inc. is a leading provider of mixed-signal IP cores to the leaders of semiconductor and electronics industries all over the world.

Mixel IPs have been integrated into many of today’s most existing applications, such as smart phones, ADAS, IoT, wearables,... (More)

See all Careers and Jobs at Mixel
Hiring?
Signup for an employer account and Post your Jobs!